




ECS-XMC/FPGA

XMC EtherCAT[®] Slave Interface



Hardware Manual

to Product E.1102.02



NOTE

The information in this document has been carefully checked and is believed to be entirely reliable. **esd electronics** makes no warranty of any kind with regard to the material in this document, and assumes no responsibility for any errors that may appear in this document. In particular descriptions and technical data specified in this document may not be constituted to be guaranteed product features in any legal sense.

esd electronics reserves the right to make changes without notice to this, or any of its products, to improve reliability, performance or design.

All rights to this documentation are reserved by **esd electronics**. Distribution to third parties, and reproduction of this document in any form, whole or in part, are subject to **esd electronics's** written approval.

© 2019 esd electronics gmbh, Hannover

esd electronics gmbh
Vahrenwalder Str. 207
30165 Hannover
Germany

Phone: +49-511-372 98-0
Fax: +49-511-372 98-68
E-Mail: info@esd.eu
Internet: www.esd.eu



This manual contains important information and instructions on safe and efficient handling of the ECS-XMC/FPGA. Carefully read this manual before commencing any work and follow the instructions.
The manual is a product component, please retain it for future use.

Trademark Notices

PCI Express® is a registered trademark of PCI-SIG.

EtherCAT® is registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.

All other trademarks, product names, company names or company logos used in this manual are reserved by their respective owners.

Document file:	I:\Texte\Doku\MANUALS\EtherCAT\ECS-XMC-FPGA\Englisch\ECS-XMC-FPGA_Manual_en_13.odt
Date of print:	2019-12-02
Document type number:	DOC0800

Hardware version:	1.0
--------------------------	-----

Document History

The changes in the document listed below affect changes in the hardware as well as changes in the description of the facts, only.

Rev.	Chapter	Changes versus previous version	Date
1.0	-	First English version	2015-03-13
1.1	-	Conformity note inserted in "Safety Instructions"	2015-04-13
	5.	Hardware Installation revised, description of conductive O-ring added	
	7.1	Note supplemented	
	8.	New chapter: 'Declaration of Conformity'	
1.2	-	New picture on page 1	2015-07-14
	4.1	Figure with new front panel inserted	
	5.	Safety information revised	
1.3	-	"Classification of Warning Messages and Safety Instructions" inserted, Safety Information revised.	2019-12-02
	5.	Safety information supplemented.	
	8.	"Declaration of Conformity" new.	

Technical details are subject to change without further notice.

Classification of Warning Messages and Safety Instructions

This manual contains noticeable descriptions, warning messages and safety instructions, which you must follow to avoid personal injuries or death and property damage.



This is the safety alert symbol.

It is used to alert you to potential personal injury hazards. Obey all safety messages and instructions that follow this symbol to avoid possible injury or death.

DANGER, WARNING, CAUTION

Depending on the hazard level the signal words DANGER, WARNING or CAUTION are used to highlight safety instructions and warning messages. These messages may also include a warning relating to property damage.



DANGER

Danger statements indicate a hazardous situation which, if not avoided, will result in death or serious injury.



WARNING

Warning statements indicate a hazardous situation that, if not avoided, could result in death or serious injury.



CAUTION

Caution statements indicate a hazardous situation that, if not avoided, could result in minor or moderate injury.

NOTICE

Notice statements are used to notify people on hazards that could result in things other than personal injury, like property damage.



NOTICE

This NOTICE statement indicates that the device contains components sensitive to electrostatic discharge.



NOTICE

This NOTICE statement contains the general mandatory sign and gives information that must be heeded and complied with for a safe use.

INFORMATION



INFORMATION

Notes to point out something important or useful.



Safety Instructions

- When working with the ECS-XMC/FPGA follow the instructions below and read the manual carefully to protect yourself from injury and the ECS-XMC/FPGA from damage.
 - The device is a built-in component. It is essential to ensure that the device is mounted in a way that cannot lead to endangering or injury of persons or damage to objects.
 - Do not use damaged or defective cables to connect the ECS-XMC/FPGA.
 - In case of damages to the device, which might affect safety, appropriate and immediate measures must be taken, that exclude an endangerment of persons and domestic animals and property.
 - Current circuits which are connected to the device have to be sufficiently protected against hazardous voltage (SELV according to EN 60950-1).
 - The ECS-XMC/FPGA may only be driven by power supply current circuits, that are contact protected. A power supply, that provides a safety extra-low voltage (SELV) according to EN 60950-1, complies with this conditions.
-
- The device has to be securely installed in the control cabinet before commissioning.
 - Protect the ECS-XMC/FPGA from dust, moisture and steam.
 - Protect the ECS-XMC/FPGA from shocks and vibrations.
 - The ECS-XMC/FPGA may become warm during normal use. Always allow adequate ventilation around the ECS-XMC/FPGA and use care when handling.
 - Do not operate the ECS-XMC/FPGA adjacent to heat sources and do not expose it to unnecessary thermal radiation. Ensure an ambient temperature as specified in the technical data.



DANGER

Hazardous Voltage - **Risk of electric shock** due to unintentional contact with uninsulated live parts with high voltages inside of the system into which the ECS-XMC/FPGA is to be integrated.

- Disconnect all hazardous voltages (mains voltage) before opening the system.
- Ensure the absence of voltage before starting any electrical work.



NOTICE

Electrostatic discharges may cause damage to electronic components.

To avoid this, perform the steps described on page 17 *before* you touch the ECS-XMC/FPGA, in order to discharge the static electricity from your body.

Qualified Personnel

This documentation is directed exclusively towards personnel qualified in control and automation engineering. The installation and commissioning of the product may only be carried out by qualified personnel, which is authorized to put devices, systems and electric circuits into operation according to the applicable national standards of safety engineering.

Conformity

The ECS-XMC/FPGA is an industrial product and meets the demands of the EU regulations and EMC standards printed in the conformity declaration at the end of this manual.

Warning: In a residential, commercial or light industrial environment the ECS-XMC/FPGA may cause radio interferences in which case the user may be required to take adequate measures.

The ECS-XMC/FPGA is a sub-assembly intended for incorporation into an apparatus. The manufacturer of the final system must decide, whether additional EMC or EMI protection requirements are necessary.

Data Safety

This device is equipped with an Ethernet or other interface which is suitable to establish a connection to data networks. Depending on the software used on the device, these interfaces may allow attackers to compromise normal function, get illegal access or cause damage.

esd does not take responsibility for any damage caused by the device if operated at any networks. It is the responsibility of the device's user to take care that necessary safety precautions for the device's network interface are in place.

Intended Use

The intended use of the ECS-XMC/FPGA is the operation as XMC EtherCAT® Slave Interface. The guarantee given by esd does not cover damages which result from improper use, usage not in accordance with regulations or disregard of safety instructions and warnings.

- The ECS-XMC/FPGA is intended for installation on a carrier board with an XMC-compliant primary connector according to Vita 42.3 (XMC).
- The operation of the ECS-XMC/FPGA in hazardous areas, or areas exposed to potentially explosive materials is not permitted.
- The operation of the ECS-XMC/FPGA for medical purposes is prohibited.

Service Note

The ECS-XMC/FPGA does not contain any parts that require maintenance by the user. The ECS-XMC/FPGA does not require any manual configuration of the hardware. Unauthorized intervention in the device voids warranty claims.

Disposal

Devices which have become defective in the long run have to be disposed in an appropriate way or have to be returned to the manufacturer for proper disposal. Please, make a contribution to environmental protection.

Typographical Conventions

Throughout this manual the following typographical conventions are used to distinguish technical terms.

Convention	Example
File and path names	<code>/dev/null</code> or <code><stdio.h></code>
Function names	<code><i>open()</i></code>
Programming constants	<code>NULL</code>
Programming data types	<code>uint32_t</code>
Variable names	<code><i>Count</i></code>

Number Representation

All numbers in this document are base 10 unless designated otherwise. Hexadecimal numbers have a prefix of 0x, and binary numbers have a prefix of 0b. For example, 42 is represented as 0x2A in hexadecimal and 0b101010 in binary.

Abbreviations

API	Application Programming Interface
CAN	Controller Area Network
CPU	Central Processing Unit
CiA	CAN in Automation
HW	Hardware
I/O	Input/Output
LSB	Least Significant Bit
MSB	Most Significant Bit
n.a.	not applicable
OS	Operating System
SDK	Software Development Kit

Table of contents

Safety Instructions.....	5
1. Quick Start.....	8
1.1 Requirements.....	8
1.2 Steps.....	8
1.3 Driver Installation.....	9
1.3.1 Windows.....	9
1.3.2 Linux.....	9
1.4 Sample Slave Application.....	10
1.5 Testing the Sample App. with the Workbench.....	10
1.6 Further steps.....	12
2. Overview.....	13
3. PCB View with Connectors.....	14
4. LEDs.....	15
4.1 Position of the LEDs.....	15
4.2 LED Indication.....	15
5. Hardware Installation.....	17
6. Technical Data.....	19
6.1 General Technical Data.....	19
6.2 Hardware Components.....	19
6.3 FPGA.....	20
6.4 XMC Interface.....	20
6.5 Ethernet Interface.....	20
6.6 Temperature Sensor.....	21
6.7 SYNC / LATCH Interface.....	21
6.8 Spare I/O on XMC.....	21
6.9 Software Support.....	22
6.9.1 License.....	22
7. Connector Assignments.....	23
7.1 EtherCAT.....	23
7.2 XMC - P15.....	24
7.3 XMC - P16.....	25
8. Declaration of Conformity.....	26
9. Order Information.....	27

1. Quick Start

This chapter describes first steps with the ECS-XMC/FPGA. It uses an esd EtherCAT Slave Stack sample application and the esd EtherCAT Workbench to show the functionality of the ECS-XMC/FPGA.

1.1 Requirements

- EtherCAT knowledge. The ETG (EtherCAT Technology Group, <http://ethercat.org>) has several brochures/introductions that should be studied first
- Windows PC
 - with esd EtherCAT Workbench*
 - with network interface card (100 BASE-TX capable) dedicated to EtherCAT
 - with ANSI C compiler etc. (Makefile/Project for Microsoft Visual Studio and GCC included)
- esd EtherCAT Slave Stack*
- Network cable to connect the ECS-XMC/FPGA to the PC's NIC (where the EtherCAT Master will run)

* Demo version of the EtherCAT Workbench and full version of the EtherCAT Stack object for Windows and Linux are included in delivery of ECS-XMC/FPGA

1.2 Steps

Following steps have to be performed:

1. Install the ECS-XMC/FPGA into your system, as described in chapter "Hardware Installation".
2. Install the esd EtherCAT Slave Stack according to its manual (Usually this is just running its "setup.exe" etc.)
3. Install the ECS-XMC/FPGA driver, see section 1.3 "Driver Installation" (It is within the Stack installation's "driver" folder)
4. Install the esd EtherCAT Workbench according to its manual (Usually this is just running its "setup.exe" etc.)
5. Connect the EtherCAT port "IN" of the ECS-XMC/FPGA to the NIC of the PC
6. Start the Sample Slave Application, see section 1.4 "Sample Slave Application"
7. Start the Workbench and run the tests, see section 1.5 "Testing the Sample App. with the Workbench"

1.3 Driver Installation

1.3.1 Windows

Open the *Device Manager*, select the device, and choose *Update Driver Software* as shown in Figure 1:




Figure 1: Windows Device Manager with esd EtherCAT card displayed as “Network Controller” (picture detail)

When you’re asked where to look for the driver files select “*Browse my computer for driver software*”.
Select the folder that matches your operating system (e.g. “...\\driver\\ECS-...\\win64\\” when using 64 bit Windows) and click *Next*:




Figure 2: Update Driver Software

1.3.2 Linux

The Linux driver for the esd EtherCAT slave device (ECS-XMC/FPGA) is usually delivered as source code. Please refer to “.../driver/ECS-.../linux/README” from the extracted Slave Stack Linux archive.

1.4 Sample Slave Application

The sample applications are installed as source code only. Please refer to the Slave Stack manual for details on how to build it. This document refers to the “complex.c” sample.

This sample application contains input and output variables:

- Input variables are set by the application, i.e. they will be read by the Workbench.
- Output variables are written by the Workbench (and the sample application displays them when changed).

The Slave and all its variables etc. are described in the Slave’s ESI (EtherCAT Slave Information). This ESI exists as binary within the card’s EtherCAT EEPROM and as .xml file for configuration tools such as the EtherCAT Workbench.

In case of changes to the application the EEPROM content and .xml ESI file have to be adapted accordingly.

1.5 Testing the Sample App. with the Workbench

At first the .xml ESI file has to be imported into the Workbench:
(It’s installed in the Slave Stack’s “driver\ECS-... \ESI\” folder.)

When the Workbench is running, this can be done by the menu entry *Copy ESI file(s) to slave library* (under menu item *Tools*), see Figure: 3. Otherwise the Workbench’s start menu entry *Open slave library* can be used to copy the file manually.




Figure 3: Installing ESI to EtherCAT Workbench (picture detail)

After the Workbench was (re)started a slave scan can be performed. Use the *Online* button to let the Workbench connect to its included Master and click the *Scan* button then:




Figure 4: Scan result showing “Slave 1 (ECS-XMC/FPGA)”, (picture detail)

**INFORMATION**

These samples show your ECS-XMC/FPGA described as “Slave 1 (ECS-.....)”, because the actions/behavior described here remain compatible for all esd's EtherCAT slave devices.

After switching to online mode all slaves are in “Pre-Operational” state. In this state (indicated e.g. by the orange symbol in Figure 4) no process data is exchanged. Use the *Free run* button to switch your slave to “Operational” mode, see Figure 5.

Then open the *Variables* tab of *Process Data/Image* as shown in Figure 5. On this page you see all process variables of the EtherCAT network. For this sample the first two entries belong to the ECS-XMC/FPGA.

As described earlier, outputs are written and inputs are read here. So click one of the two *Reread all* buttons to have the input (“Slave 1 (ECS-XMC/FPGA).RxPDO1.Input1”) read.




Figure 5: Process data view with “Slave 1 (ECS-XMC/FPGA)”, (picture detail)

Double click the output (“Slave 1 (ECS-XMC/FPGA).RxPDO1.Output1”) to write a new value to the slave. The Slave sample application shows the new value in its console output, for example:
 “[Application] *** output1 changed to 1234”

The value for the input is changed every second by the sample application, but it becomes visible only by manual updates in the Workbench (the *Reread all* buttons etc.).

1.6 Further steps

Study the Workbench and Slave Stack manuals to get more details about the steps performed here. Then try to map the other variables (that already exist in the application and ESI) too and finally add your own variables.

Don't forget to update the ESI accordingly. While many EtherCAT masters acquire most of the slave information needed from the `.xml` ESI, others might rely solely on EEPROM ESI! (The binary ESI can be created by the `.xml` ESI, e.g. with the Workbench. The `.xml` ESI is described in the ETG.2000 document.)

You also have to follow the ETG requirements defined in the EtherCAT Conformance Guide which can be downloaded for free from the website of the EtherCAT Technology Group <http://ethercat.org>. This includes using your own EtherCAT vendor ID and testing the final product with the EtherCAT CTT (Conformance Test Tool).

2. Overview




Figure 6: Block circuit diagram of ECS-XMC/FPGA

The ECS-XMC/FPGA is an EtherCAT Slave Controller Board in a VITA™ 42.3 (XMC) form factor. It utilizes a Beckhoff® IP-core which is implemented in an Altera® FPGA and configured for 8 FMMUs, 8 Sync managers, 60 kB DPRAM and 64 bit Distributed Clocks. Other configurations are available on request.

The FPGA connects between the PCI Express® bus on the XMC P15 connector and the two Ethernet interfaces on the front panel. The additional EtherCAT signals SYNC and Latch are available on the secondary XMC connector P16.

The FPGA contains Bus Master DMA support to offload the CPU from copying the output process image data into the host memory. This is utilized by the esd EtherCAT Slave Stack.

Because of this simple hardware topology and the use of a “soft” controller the design offers a maximum of flexibility.

The XMC system can act as an I/O node. An EtherCAT master can use several EtherCAT protocols like CoE, FoE and EoE to communicate with this EtherCAT slave device.

Via connector XMC-P16 equipped on the ECS-XMC/FPGA 20 3.3 V-LVTTTL I/Os are available, including the signals from the EtherCAT slave controller: 2x Sync and 2x Latch. On request the 20 XMC I/Os can be configured as 10 I/Os with 2.5 V level LVDS.

Device drivers for Windows® and Linux® with documentation and EtherCAT slave examples are included in the scope of delivery. Drivers for other operating systems, especially real-time OS, are available on request.

3. PCB View with Connectors




Figure 7: PCB top view

See also chapter “Connector Assignments”, from page 23 on, for the signal assignments of the connectors.

4. LEDs

4.1 Position of the LEDs




Figure 8: Connectors and LEDs

4.2 LED Indication

EtherCAT-LEDs *RUN*, *L/A*, *ERR*

Indicator states	Description
blinking	LED blinking cycle: 200 ms on, 200 ms off.
flickering	LED blinking cycle: 50 ms on, 50 ms off.
single flash	LED blinking cycle: 200 ms on, 1000 ms off.
double flash	LED blinking cycle: 200 ms on, 200 ms off, 200 ms on, 1000 ms off.

Table 1: LED states (according to ETG.1300-documentation)

LEDs

LED	Function	Colour	Indicator State	Description	LED name in schematic diagram
RUN	RUN LED	green	off	<i>Init</i>	LED800C
			flickering	<i>BootStrap</i>	
			blinking	<i>Pre-Operational</i>	
			single flash	<i>Safe-Operational</i>	
			on	<i>Operational</i>	
L/A	Link/Activity port IN	yellow	off	no Ethernet link	LED800B
			blinking	Ethernet link is established, Ethernet Activity (Receiving Ethernet data packages)	
U1	User LED1	yellow	user defined via FPGA and driver		LED800A
ERR	Error LED	green	off	no error	LED900C
			blinking	"EtherCAT state"- change failed	
			single flash	"EtherCAT state"-change because of configuration error	
			double flash	SM watchdog triggered	
L/A	Link/Activity port OUT	yellow	off	no Ethernet link	LED900B
			blinking	Ethernet link is established, Ethernet Activity (Receiving Ethernet data packages)	
U2	User LED2	yellow	user defined via FPGA and driver		LED900A

Table 2: Description of LEDs

5. Hardware Installation

To put the ECS-XMC/FPGA into operation, please follow the installation notes.



NOTICE

Read the safety instructions at the beginning of this document carefully, before you start with the hardware installation!



DANGER

Hazardous Voltage - Risk of electric shock due to unintentional contact with uninsulated live parts with high voltages inside of the system into which the ECS-XMC/FPGA is to be integrated.

- Disconnect all hazardous voltages (mains voltage) before opening the system.
- Ensure the absence of voltage before starting any electrical work.



NOTICE

Electrostatic discharges may cause damage to electronic components.

- To avoid this, please discharge the static electricity from your body by touching the metal case of the XMC system *before* you touch the ECS-XMC/FPGA.
- Furthermore, you should prevent your clothes from touching the ECS-XMC/FPGA, because your clothes might be electrostatically charged as well.

Procedure:

1. Switch off your system and all connected peripheral devices (monitor, printer, etc.).
2. Discharge your body as described above.
3. Disconnect the system from the mains.
Make sure that no risk arises from the system into which the ECS-XMC/FPGA shall be inserted.



DANGER

Hazardous Voltage

Risk of electric shock due to unintentional contact with uninsulated live parts with high voltages inside of the system into which the ECS-XMC/FPGA is to be integrated.

- Disconnect all hazardous voltages (mains voltage) before opening the system.
- If the system does not have a flexible mains cable, but is directly connected to mains, disconnect the power supply via the safety fuse and make sure that the fuse cannot switch on again unintentionally (i.e. with caution label).
- Ensure the absence of voltage before starting any electrical work.
- Cover or block off adjacent live parts.

4. Open the case if necessary.
5. For sufficient EMC shielding the ECS-XMC/FPGA should make contact to the system's enclosure nearly completely around its front panel. For this purpose a conductive O-ring is contained in the product package of the ECS-XMC/FPGA module. Mount the conductive O-ring on the front panel of the ECS-XMC/FPGA. Additionally or instead of it use shielding material as for example conductive shielding gasket.
6. Remove the carrier board (if already installed) and plug the ECS-XMC/FPGA carefully on the carrier board. Pay attention that the XMC module is correctly installed on the carrier board. Fix the ECS-XMC/FPGA with the screws on the carrier board. Use the M 2.5 x 6 mm screws which are contained in the product package of the module.

Hardware Installation

7. Install the carrier board in your system.
8. Close the case again (if necessary).
9. Connect the EtherCAT interfaces via the connectors in the front panel of the ECS-XMC/FPGA.
10. Connect the system to mains again (mains connector or safety fuse).
11. Switch on the system and the peripheral devices.
12. End of hardware installation.
13. For the installation of the software drivers read the chapter "Quick Start", from page 8 and go on with the procedure described in the section "Steps".

6. Technical Data

6.1 General Technical Data

Power supply voltage	3.3 VDC \pm 0.3 V derived from XMC connectors. current consumption: $I_{3.3V_MAX} = 600$ mA
Power consumption	maximum: 2 W
Connectors	<p>IN (8 pin RJ45 socket, X800) - Ether CAT IN OUT (8 pin RJ45 socket, X900) - Ether CAT OUT</p> <p>XMC P15 (ASP-103614-04, header, 114 position, 6 rows, P15) VITA 42 XMC - PCI Express bus, JTAG XMC P16 (ASP-103614-04, header, 114 position, 6 rows, P16) VITA 42 XMC - LVTTTL-I/O</p> <p>Only for test- and programming purposes: X400 (8 pin micro socket - JTAG Debugging (Boundary Scan / Signal Tap / First time initialisation)</p>
Temperature range	Operating temperature: 0...65 °C ambient temperature
Humidity	max. 90%, non-condensing
Altitude	max. 2000 m
Protection class	IP20 in mounted position
Dimensions	149 mm x 74 mm x 10 mm without front panel (length x width x height) All dimensions comply with the VITA 42.0 specification.
Weight	ca. 90 g

Table 3: General data of the module

6.2 Hardware Components

FPGA	Altera Cyclone V GX - 5CGXFC4C7F23C8N
Serial NOR FLASH	up to 16 Mbyte – for active serial Boot Option
Ethernet	2 x Micrel KSZ8081MNX
Serial I2C EEPROM	32KBit
I2C Temperature Sensor	Texas Instruments TMP100

Table 4: Hardware components

6.3 FPGA

Type	Altera Cyclone V GX, FBGA 484, 50K LE CGXFC4C7F23C8N
IP-core	Beckhoff® IP-core - contains 60 kByte ESC DPRAM - supports 64 bit timestamps (for DC, Sync and Latch values) - supports 8 EtherCAT SyncManagers - supports 8 EtherCAT FMMUs

Table 5: FPGA

6.4 XMC Interface

PCIe endpoint	FPGA
PCIe port	according to PCI Express Specification R1.0a
Lanes	Up to Quad Lane PCIe Link
Form factor	VITA 42.3 (XMC)
Mode	as device
Connector	via XMC P15 and P16
Device ID / Vendor ID	constant, 0x0703 / 0x12FE
Subsystem Device ID / Subsystem Vendor ID	0x0703 / 0x12FE as endpoint
Revision ID	0x0001
Class Code	0x28000

Table 6: Data of the XMC interface

6.5 Ethernet Interface

Number	1
Standard	100BASE-TX, 100Mbit/s according to IEEE 802.3
Controller	EtherCAT Slave Controller Beckhoff IP Core integrated in FPGA + 2x MII Phy (Micrel KSZ8081MNX)
Electrical isolation	via transformer, 2.5 mm creepage distance, 1500 Vrms / 2250 VDC
Ports	IN and OUT
Connector	2 x RJ45 socket with separate LEDs for status indication (see “LED Indication” page 15)

Table 7: Data of the EtherCAT interface

6.6 Temperature Sensor

Number	1
Type	Texas Instruments TMP100
Accuracy / Resolution	±2.0°C from -25°C to 85°C / 9Bit
Interface	I2C
Controller	Integrated in FPGA

Table 8: Data of the temperature sensor

6.7 SYNC / LATCH Interface

Number	2 x Sync + 2 x Latch
Connector	XMC – P16 (see chapter 7.3 for the pin assignment)
Electrical isolation	none
Voltage level and termination	3.3V LVTTTL routed as 4 single ended lines, no protection against electrostatic discharge or over voltage. The lines include a 33 Ω series resistors near to the FPGA.
Controller	Integrated in FPGA

Table 9: Data of the SYNC / Latch interface

6.8 Spare I/O on XMC

Number	16
Connector	XMC – P16 (see chapter 7.3 for the pin assignment)
Electrical isolation	none
Voltage level and termination	3.3V LVTTTL routed as single ended lines, no protection against electrostatic discharge or over voltage. The lines include a 33 Ω series resistors near to the FPGA.
Controller	Integrated in FPGA

Table 10: Data of the Spare I/O on XMC

6.9 Software Support

Device drivers for Windows and Linux with documentation and EtherCAT slave examples are included in the scope of delivery. Drivers for other operating systems, especially real-time OS, are available on request.

Easy configuration is done by esd's EtherCAT Master or other EtherCAT masters.

A sample EtherCAT Slave Information file (ESI file in XML format) is provided.

A demo version of the EtherCAT Workbench, an EtherCAT network configuration and diagnostic tool, can be found on the CD provided.

esd EtherCAT slave API library and sample code for rapid application development are included in delivery.

The FPGA contains Bus Master DMA Support to offload the CPU from copying the output process image data into the host memory. This is utilized by the esd EtherCAT Slave Stack. Please refer to the EtherCAT Slave Stack manual (see "Order Information" page 27) for further information.

The ECS-XMC/FPGA is delivered with the esd Vendor ID in the EtherCAT ESI. The esd Vendor ID may be used only for your development.

Please refer to EtherCAT Technology Group at www.ethercat.org for details about this and other requirements for EtherCAT Slave development. (We recommended to start with ETG.2200 "EtherCAT Slave Implementation Guide")

6.9.1 License

The delivery of ECS-XMC/FPGA includes object versions of drivers and slave stack for Windows and Linux (device driver as source).

Each ECS-XMC/FPGA manufactured by esd gmbh will be delivered with a valid Beckhoff IP core licence.


7. Connector Assignments

7.1 EtherCAT

Both EtherCAT interfaces have the same pin-assignment, each for the corresponding EtherCAT port.

Device connector: RJ45 socket, 8-pin
Ethernet 100BASE-TX, assigned according to IEEE 802.3-2008,
Table 25-3 "UTP MDI Contact Assignment"

Pin Position:



Pin Assignment:

Pin	Signal	Meaning
1	TxD+	Transmit Data +
2	TxD-	Transmit Data -
3	RxD+	Receive Data +
4	-	-
5	-	-
6	RxD-	Receive Data -
7	-	-
8	-	-
S	Shield	

The pins 4, 5, 7 and 8 are connected to termination.

Signal Description:

TxD+/-,
RxD+/- ... data lines of EtherCAT port
- ... reserved for future applications, do not connect!
Shield... case shield, connected with the front panel of the ECS-XMC/FPGA.



Note:

Permissible cable types: Cables of category CAT5 or higher have to be used to grant the function in networks with up to 100 Mbits/s.
esd grants the EC conformity of the product if the wiring is carried out with shielded twisted pair cables.

Connector Assignments

7.2 XMC - P15

Device Connector: Samtec ASP-103614-04, header, 114 position, 6 rows, P15

See figure 7 on page 14 for the position of the connector and the pin position.

PIN	Row A	Row B	Row C	Row D	Row E	Row F
1	PCle_Tx_L0p	PCle_Tx_L0n	3.3V	PCle_Tx_L1p	PCle_Tx_L1n	n.c.
2	GND	GND	JTAG_TRST#	GND	GND	PCle_RST_IN#
3	PCle_Tx_L2p	PCle_Tx_L2n	3.3V	PCle_Tx_L3p	PCle_Tx_L3n	n.c.
4	GND	GND	JTAG_TCK	GND	GND	n.c.
5	n.c.	n.c.	3.3V	n.c.	n.c.	n.c.
6	GND	GND	JTAG_TMS	GND	GND	n.c.
7	n.c.	n.c.	3.3V	n.c.	n.c.	n.c.
8	GND	GND	JTAG_TDI	GND	GND	n.c.
9	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
10	GND	GND	JTAG_TDO	GND	GND	EEPROM_GA0
11	PCle_Rx_L0p	PCle_Rx_L0n	FPGA-BIST#	PCle_Rx_L1p	PCle_Rx_L1n	n.c.
12	GND	GND	EEPROM_GA1	GND	GND	GND
13	PCle_Rx_L2p	PCle_Rx_L2n	n.c.	PCle_Rx_L3p	PCle_Rx_L3n	n.c.
14	GND	GND	EEPROM_GA2	GND	GND	EEPROM_SDA
15	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
16	GND	GND	EEPROM_WE	GND	GND	EEPROM_SCL
17	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
18	GND	GND	n.c.	GND	GND	n.c.
19	REFCLK_0p	REFCLK_0n	n.c.	WAKE#	n.c.	n.c.

7.3 XMC - P16

Device Connector: Samtec ASP-103614-04, header, 114 position, 6 rows, P16

See figure 7 on page 14 for the position of the connector and the pin position.

PIN	Row A	Row B	Row C	Row D	Row E	Row F
1	LVTTL_IO_0, {DIFFIO_Tx_R7p}, (P19)	LVTTL_IO_6, {DIFFIO_Tx_R7n}, (P18)	n.c.	LVTTL_IO_1, {DIFFIO_Rx_R8p}, (P16)	LVTTL_IO_7, {DIFFIO_Rx_R8n}, (P17)	n.c.
2	GND	GND	n.c.	GND	GND	n.c.
3	LVTTL_IO_2, {DIFFIO_Tx_R18p}, (N20)	LVTTL_IO_8, {DIFFIO_Tx_R18n}, (N21)	n.c.	LVTTL_IO_3, {DIFFIO_Rx_R17p}, (N16)	LVTTL_IO_9, {DIFFIO_Rx_R17n}, (M16)	n.c.
4	GND	GND	n.c.	GND	GND	n.c.
5	LVTTL_IO_4, {DIFFIO_Tx_R22p}, (M20)	LVTTL_IO_10, {DIFFIO_Tx_R22n}, (M21)	n.c.	LVTTL_IO_5, {DIFFIO_Rx_R19p}, (N19)	LVTTL_IO_11, {DIFFIO_Rx_R19n}, (M18)	n.c.
6	GND	GND	n.c.	GND	GND	n.c.
7	LVTTL_IN Latch_0, {DIFFIO_Rx_R23p}, (L19)	LVTTL_IO_12, {DIFFIO_Rx_R23n}, (L18)	n.c.	LVTTL_IN Latch_1, {DIFFIO_Rx_R21p}, (K17)	LVTTL_IO_13, {DIFFIO_Rx_R21n}, (L17)	n.c.
8	GND	GND	n.c.	GND	GND	n.c.
9	LVTTL_OUT Sync_0, {DIFFIO_Tx_R20p}, (M22)	LVTTL_IO_14, {DIFFIO_Tx_R20n}, (L22)	n.c.	LVTTL_OUT Sync_1, {DIFFIO_Tx_R24p}, (K21)	LVTTL_IO_15, {DIFFIO_Tx_R24n}, (K22)	n.c.
10	GND	GND	n.c.	GND	GND	n.c.
11	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
12	GND	GND	n.c.	GND	GND	n.c.
13	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
14	GND	GND	n.c.	GND	GND	n.c.
15	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
16	GND	GND	n.c.	GND	GND	n.c.
17	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.
18	GND	GND	n.c.	GND	GND	n.c.
19	n.c.	n.c.	n.c.	n.c.	n.c.	n.c.

Signal Description:

LVTTL_...	LVTTL signals (LVTTL_IO_0 - LVTTL_IO_15, LVTTL_IN Latch_0/1, and LVTTL_OUT Sync_0/1)
{DIFFIO_Rx/Tx...}	FPGA optional LVDS (Low Voltage Differential Signalling) pin function
(xyy)	FPGA Pin (x = letter K, L, M, N, P, R or T; yy = number 16 to 22; for example xyy: P17)
GND	reference potential
n.c.	not connected

8. Declaration of Conformity

EU-KONFORMITÄTSERKLÄRUNG EU DECLARATION OF CONFORMITY



Adresse **esd electronics gmbh**
Address **Vahrenwalder Str. 207**
30165 Hannover
Germany

esd erklärt, dass das Produkt
esd declares, that the product

ECS-XMC/FPGA

Typ, Modell, Artikel-Nr.
Type, Model, Article No.

E.1102.02

die Anforderungen der Normen
fulfills the requirements of the standards

EN 61000-6-2:2005,
EN 61000-6-4:2007/A1:2011

gemäß folgendem Prüfbericht erfüllt.
according to test certificate.

H-K00-0568-15

Das Produkt entspricht damit der EU-Richtlinie „EMV“
Therefore the product conforms to the EU Directive 'EMC'

2014/30/EU

Das Produkt entspricht den EU-Richtlinien „RoHS“
The product conforms to the EU Directives 'RoHS'

2011/65/EU, 2015/863/EU

Diese Erklärung verliert ihre Gültigkeit, wenn das Produkt nicht den Herstellerunterlagen
entsprechend eingesetzt und betrieben wird, oder das Produkt abweichend modifiziert wird.
*This declaration loses its validity if the product is not used or run according to the manufacturer's
documentation or if non-compliant modifications are made.*

Name / Name T. Bielert
Funktion / Title QM-Beauftragter / QM Representative
Datum / Date Hannover, 2019-03-06

A handwritten signature in blue ink that reads 'T. Bielert'.

Rechtsgültige Unterschrift / authorized signature

9. Order Information

Type	Properties	Order No.
ECS-XMC/FPGA	XMC board with EtherCAT slave IP-Core in Altera FPGA, incl. driver, slave stack binary and documentation for Windows and Linux on CD	E.1102.02

Table 11: Order information

PDF Manuals

Manuals are available in English and usually in German as well. For availability of English manuals see table below.

Please download the manuals as PDF documents from our esd website www.esd.eu for free.

Manuals		Order No.
ECS-XMC/FPGA-ME	Hardware manual in English	E.1102.21
EtherCAT Slave Stack - ME	EtherCAT Slave Stack manual in English	P.4520.21
EtherCAT Workbench - ME	EtherCAT Workbench software manual in English	P.4510.21

Table 12: Available manuals

Printed Manuals

If you need a printout of the manual additionally, please contact our sales team: sales@esd.eu for a quotation. Printed manuals may be ordered for a fee.